Regviz

Toshiba /M368 /UDFS /INTENB

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENB

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Toshiba/M369/UDFS/INTENB#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SUSPEND_RESUME_EN)SUSPEND_RESUME_EN 0 (RESET_EN)RESET_EN 0 (RESET_END_EN)RESET_END_EN 0 (MW_SET_ADD_EN)MW_SET_ADD_EN 0 (MW_END_ADD_EN)MW_END_ADD_EN 0 (MW_TIMEOUT_EN)MW_TIMEOUT_EN 0 (MW_AHBERR_EN)MW_AHBERR_EN 0 (MR_END_ADD_EN)MR_END_ADD_EN 0 (MR_EP_DSET_EN)MR_EP_DSET_EN 0 (MR_AHBERR_EN)MR_AHBERR_EN 0 (UDC2_REG_RD_EN)UDC2_REG_RD_EN 0 (DMAC_REG_RD_EN)DMAC_REG_RD_EN 0 (POWER_DETECT_EN)POWER_DETECT_EN 0 (MW_RERROR_EN)MW_RERROR_EN

Description

Interrupt Enable Register

Fields

SUSPEND_RESUME_EN

SUSPEND_RESUME_EN
RESET_EN

RESET_EN
RESET_END_EN

RESET_END_EN
MW_SET_ADD_EN

MW_SET_ADD_EN
MW_END_ADD_EN

MW_END_ADD_EN
MW_TIMEOUT_EN

MW_TIMEOUT_EN
MW_AHBERR_EN

MW_AHBERR_EN
MR_END_ADD_EN

MR_END_ADD_EN
MR_EP_DSET_EN

MR_EP_DSET_EN
MR_AHBERR_EN

MR_AHBERR_EN
UDC2_REG_RD_EN

UDC2_REG_RD_EN
DMAC_REG_RD_EN

DMAC_REG_RD_EN
POWER_DETECT_EN

POWER_DETECT_EN
MW_RERROR_EN

MW_RERROR_EN

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data