Regviz

stm32 /stm32c0 /STM32C031 /GPIOD /GPIOD_AFRH

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOD_AFRH

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C011/GPIOD/GPIOD_AFRH#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0AFSEL80AFSEL90AFSEL100AFSEL110AFSEL120AFSEL130AFSEL140AFSEL15

Description

GPIO alternate function high register

Fields

AFSEL8

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os
AFSEL9

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os
AFSEL10

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os
AFSEL11

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os
AFSEL12

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os
AFSEL13

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os
AFSEL14

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os
AFSEL15

Alternate function selection for port x, I/O y (y = 8 to 15) These bits are written by software to configure alternate function I/Os

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32