Regviz

stm32 /stm32f0 /STM32F0x8 /ADC /CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f0/STM32F0x0/ADC/CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ADEN)ADEN 0 (ADDIS)ADDIS 0 (ADSTART)ADSTART 0 (ADSTP)ADSTP 0 (ADCAL)ADCAL

Description

control register

Fields

ADEN

ADC enable command
ADDIS

ADC disable command
ADSTART

ADC start conversion command
ADSTP

ADC stop conversion command
ADCAL

ADC calibration

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32