Regviz

stm32 /stm32f1 /STM32F103 /NVIC_STIR /STIR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STIR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f1/STM32F101/NVIC_STIR/STIR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0INTID

Description

Software trigger interrupt register

Fields

INTID

Software generated interrupt ID

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32