Regviz

stm32 /stm32f3 /STM32F373 /Flash /CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f0/STM32F0x0/Flash/CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PG)PG 0 (PER)PER 0 (MER)MER 0 (OPTPG)OPTPG 0 (OPTER)OPTER 0 (STRT)STRT 0 (LOCK)LOCK 0 (OPTWRE)OPTWRE 0 (ERRIE)ERRIE 0 (EOPIE)EOPIE 0 (FORCE_OPTLOAD)FORCE_OPTLOAD

Description

Flash control register

Fields

PG

Programming
PER

Page erase
MER

Mass erase
OPTPG

Option byte programming
OPTER

Option byte erase
STRT

Start
LOCK

Lock
OPTWRE

Option bytes write enable
ERRIE

Error interrupt enable
EOPIE

End of operation interrupt enable
FORCE_OPTLOAD

Force option byte loading

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32