Regviz

stm32 /stm32f3 /STM32F3x8 /PWR /CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f3/STM32F301/PWR/CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LPDS)LPDS 0 (PDDS)PDDS 0 (CWUF)CWUF 0 (CSBF)CSBF 0 (PVDE)PVDE 0PLS0 (DBP)DBP 0 (ENSD1)ENSD1 0 (ENSD2)ENSD2 0 (ENSD3)ENSD3

Description

power control register

Fields

LPDS

Low-power deep sleep
PDDS

Power down deepsleep
CWUF

Clear wakeup flag
CSBF

Clear standby flag
PVDE

Power voltage detector enable
PLS

PVD level selection
DBP

Disable backup domain write protection
ENSD1

ENable SD1 ADC
ENSD2

ENable SD2 ADC
ENSD3

ENable SD3 ADC

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32