stm32 /stm32f4 /STM32F405 /FSMC /SDTR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDTR2

Description

SDRAM Timing register 2

Fields

TMRD	Load Mode Register to Active
TXSR	Exit self-refresh delay
TRAS	Self refresh time
TRC	Row cycle delay
TWR	Recovery delay
TRP	Row precharge delay
TRCD	Row to column delay

Links

()