SDCR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDCR2

SDRAM Control Register 2

NC	Number of column address bits
NR	Number of row address bits
MWID	Memory data bus width
NB	Number of internal banks
CAS	CAS latency
WP	Write protection
SDCLK	SDRAM clock configuration

()