Regviz

stm32 /stm32f4 /STM32F410 /DBG /DBGMCU_APB1_FZ

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DBGMCU_APB1_FZ

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F401/DBG/DBGMCU_APB1_FZ#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBG_TIM2_STOP)DBG_TIM2_STOP 0 (DBG_TIM3_STOP)DBG_TIM3_STOP 0 (DBG_TIM4_STOP)DBG_TIM4_STOP 0 (DBG_TIM5_STOP)DBG_TIM5_STOP 0 (DBG_RTC_Stop)DBG_RTC_Stop 0 (DBG_WWDG_STOP)DBG_WWDG_STOP 0 (DBG_IWDEG_STOP)DBG_IWDEG_STOP 0 (DBG_I2C1_SMBUS_TIMEOUT)DBG_I2C1_SMBUS_TIMEOUT 0 (DBG_I2C2_SMBUS_TIMEOUT)DBG_I2C2_SMBUS_TIMEOUT 0 (DBG_I2C3SMBUS_TIMEOUT)DBG_I2C3SMBUS_TIMEOUT

Description

Debug MCU APB1 Freeze registe

Fields

DBG_TIM2_STOP

DBG_TIM2_STOP
DBG_TIM3_STOP

DBG_TIM3 _STOP
DBG_TIM4_STOP

DBG_TIM4_STOP
DBG_TIM5_STOP

DBG_TIM5_STOP
DBG_RTC_Stop

RTC stopped when Core is halted
DBG_WWDG_STOP

DBG_WWDG_STOP
DBG_IWDEG_STOP

DBG_IWDEG_STOP
DBG_I2C1_SMBUS_TIMEOUT

DBG_J2C1_SMBUS_TIMEOUT
DBG_I2C2_SMBUS_TIMEOUT

DBG_J2C2_SMBUS_TIMEOUT
DBG_I2C3SMBUS_TIMEOUT

DBG_J2C3SMBUS_TIMEOUT

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32