stm32 /stm32f4 /STM32F410 /RCC /CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSR

31282724232019161512118743000000000000000000000000000000000000000000 (LSION)LSION0 (LSIRDY)LSIRDY0 (RMVF)RMVF0 (BORRSTF)BORRSTF0 (PADRSTF)PADRSTF0 (PORRSTF)PORRSTF0 (SFTRSTF)SFTRSTF0 (WDGRSTF)WDGRSTF0 (WWDGRSTF)WWDGRSTF0 (LPWRRSTF)LPWRRSTF

Description

clock control & status register

Fields

LSION

Internal low-speed oscillator enable

LSIRDY

Internal low-speed oscillator ready

RMVF

Remove reset flag

BORRSTF

BOR reset flag

PADRSTF

PIN reset flag

PORRSTF

POR/PDR reset flag

SFTRSTF

Software reset flag

WDGRSTF

Independent watchdog reset flag

WWDGRSTF

Window watchdog reset flag

LPWRRSTF

Low-power reset flag

Links

()