Regviz

stm32 /stm32f4 /STM32F412 /TIM1 /BDTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BDTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F746/TIM1/BDTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DTG0LOCK 0 (OSSI)OSSI 0 (OSSR)OSSR 0 (BKE)BKE 0 (BKP)BKP 0 (AOE)AOE 0 (MOE)MOE

Description

break and dead-time register

Fields

DTG

Dead-time generator setup
LOCK

Lock configuration
OSSI

Off-state selection for Idle mode
OSSR

Off-state selection for Run mode
BKE

Break enable
BKP

Break polarity
AOE

Automatic output enable
MOE

Main output enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32