Regviz

stm32 /stm32f7 /STM32F723 /OTG_FS_DEVICE /OTG_FS_DIEPINT5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_FS_DIEPINT5

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F722/OTG_FS_DEVICE/OTG_FS_DIEPINT5#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (XFRC)XFRC 0 (EPDISD)EPDISD 0 (TOC)TOC 0 (ITTXFE)ITTXFE 0 (INEPNE)INEPNE 0 (TXFE)TXFE

Description

device endpoint-5 interrupt register

Fields

XFRC

XFRC
EPDISD

EPDISD
TOC

TOC
ITTXFE

ITTXFE
INEPNE

INEPNE
TXFE

TXFE

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32