Regviz

stm32 /stm32f7 /STM32F732 /OTG_HS_GLOBAL /OTG_HS_GUSBCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HS_GUSBCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F722/OTG_HS_GLOBAL/OTG_HS_GUSBCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TOCAL0 (PHYSEL)PHYSEL 0 (SRPCAP)SRPCAP 0 (HNPCAP)HNPCAP 0TRDT0 (PHYLPCS)PHYLPCS 0 (ULPIFSLS)ULPIFSLS 0 (ULPIAR)ULPIAR 0 (ULPICSM)ULPICSM 0 (ULPIEVBUSD)ULPIEVBUSD 0 (ULPIEVBUSI)ULPIEVBUSI 0 (TSDPS)TSDPS 0 (PCCI)PCCI 0 (PTCI)PTCI 0 (ULPIIPD)ULPIIPD 0 (FHMOD)FHMOD 0 (FDMOD)FDMOD

Description

OTG_HS USB configuration register

Fields

TOCAL

FS timeout calibration
PHYSEL

USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select
SRPCAP

SRP-capable
HNPCAP

HNP-capable
TRDT

USB turnaround time
PHYLPCS

PHY Low-power clock select
ULPIFSLS

ULPI FS/LS select
ULPIAR

ULPI Auto-resume
ULPICSM

ULPI Clock SuspendM
ULPIEVBUSD

ULPI External VBUS Drive
ULPIEVBUSI

ULPI external VBUS indicator
TSDPS

TermSel DLine pulsing selection
PCCI

Indicator complement
PTCI

Indicator pass through
ULPIIPD

ULPI interface protect disable
FHMOD

Forced host mode
FDMOD

Forced peripheral mode

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32