Regviz

stm32 /stm32f7 /STM32F732 /SAI1 /ACLRFR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ACLRFR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F722/SAI1/ACLRFR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COVRUDR)COVRUDR 0 (CMUTEDET)CMUTEDET 0 (CWCKCFG)CWCKCFG 0 (CCNRDY)CCNRDY 0 (CAFSDET)CAFSDET 0 (CLFSDET)CLFSDET

Description

AClear flag register

Fields

COVRUDR

Clear overrun / underrun
CMUTEDET

Mute detection flag
CWCKCFG

Clear wrong clock configuration flag
CCNRDY

Clear codec not ready flag
CAFSDET

Clear anticipated frame synchronization detection flag.
CLFSDET

Clear late frame synchronization detection flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32