Regviz

stm32 /stm32f7 /STM32F765 /FLASH /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F722/FLASH/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EOP)EOP 0 (OPERR)OPERR 0 (WRPERR)WRPERR 0 (PGAERR)PGAERR 0 (PGPERR)PGPERR 0 (ERSERR)ERSERR 0 (BSY)BSY

Description

Status register

Fields

EOP

End of operation
OPERR

Operation error
WRPERR

Write protection error
PGAERR

Programming alignment error
PGPERR

Programming parallelism error
ERSERR

Erase Sequence Error
BSY

Busy

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32