Regviz

stm32 /stm32f7 /STM32F767 /FMC /SDTR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDTR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F405/FSMC/SDTR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TMRD0TXSR0TRAS0TRC0TWR0TRP0TRCD

Description

SDRAM Timing register 1

Fields

TMRD

Load Mode Register to Active
TXSR

Exit self-refresh delay
TRAS

Self refresh time
TRC

Row cycle delay
TWR

Recovery delay
TRP

Row precharge delay
TRCD

Row to column delay

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32