Regviz

stm32 /stm32f7 /STM32F768 /OTG_FS_GLOBAL /OTG_FS_GCCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_FS_GCCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F722/OTG_FS_GLOBAL/OTG_FS_GCCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DCDET)DCDET 0 (PDET)PDET 0 (SDET)SDET 0 (PS2DET)PS2DET 0 (PWRDWN)PWRDWN 0 (BCDEN)BCDEN 0 (DCDEN)DCDEN 0 (PDEN)PDEN 0 (SDEN)SDEN 0 (VBDEN)VBDEN

Description

OTG_FS general core configuration register (OTG_FS_GCCFG)

Fields

DCDET

Data contact detection (DCD) status
PDET

Primary detection (PD) status
SDET

Secondary detection (SD) status
PS2DET

DM pull-up detection status
PWRDWN

Power down
BCDEN

Battery charging detector (BCD) enable
DCDEN

Data contact detection (DCD) mode enable
PDEN

Primary detection (PD) mode enable
SDEN

Secondary detection (SD) mode enable
VBDEN

USB VBUS detection enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32