Regviz

stm32 /stm32f7 /STM32F768 /OTG_FS_GLOBAL /OTG_FS_GPWRDN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_FS_GPWRDN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F745/OTG_FS_GLOBAL/OTG_FS_GPWRDN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ADPMEN)ADPMEN 0 (ADPIF)ADPIF

Description

OTG power down register

Fields

ADPMEN

ADP module enable
ADPIF

ADP interrupt flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32