Regviz

stm32 /stm32f7 /STM32F777 /DSI /DSI_WISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_WISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F767/DSI/DSI_WISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TEIF)TEIF 0 (ERIF)ERIF 0 (BUSY)BUSY 0 (PLLLS)PLLLS 0 (PLLLIF)PLLLIF 0 (PLLUIF)PLLUIF 0 (RRS)RRS 0 (RRIF)RRIF

Description

DSI Wrapper Interrupt & Status Register

Fields

TEIF

Tearing Effect Interrupt Flag
ERIF

End of Refresh Interrupt Flag
BUSY

Busy Flag
PLLLS

PLL Lock Status
PLLLIF

PLL Lock Interrupt Flag
PLLUIF

PLL Unlock Interrupt Flag
RRS

Regulator Ready Status
RRIF

Regulator Ready Interrupt Flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32