Regviz

stm32 /stm32f7 /STM32F777 /JPEG /JPEG_SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as JPEG_SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F767/JPEG/JPEG_SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IFTF)IFTF 0 (IFNFF)IFNFF 0 (OFTF)OFTF 0 (OFNEF)OFNEF 0 (EOCF)EOCF 0 (HPDF)HPDF 0 (COF)COF

Description

JPEG status register

Fields

IFTF

Input FIFO Threshold Flag
IFNFF

Input FIFO Not Full Flag
OFTF

Output FIFO Threshold Flag
OFNEF

Output FIFO Not Empty Flag
EOCF

End of Conversion Flag
HPDF

Header Parsing Done Flag
COF

Codec Operation Flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32