Regviz

stm32 /stm32f7 /STM32F777 /OTG_FS_GLOBAL /OTG_FS_GADPCTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_FS_GADPCTL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F745/OTG_FS_GLOBAL/OTG_FS_GADPCTL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PRBDSCHG 0PRBDELTA 0PRBPER 0RTIM0 (ENAPRB)ENAPRB 0 (ENASNS)ENASNS 0 (ADPRST)ADPRST 0 (ADPEN)ADPEN 0 (ADPPRBIF)ADPPRBIF 0 (ADPSNSIF)ADPSNSIF 0 (ADPTOIF)ADPTOIF 0 (ADPPRBIM)ADPPRBIM 0 (ADPSNSIM)ADPSNSIM 0 (ADPTOIM)ADPTOIM 0AR

Description

OTG ADP timer, control and status register

Fields

PRBDSCHG

Probe discharge
PRBDELTA

Probe delta
PRBPER

Probe period
RTIM

Ramp time
ENAPRB

Enable probe
ENASNS

Enable sense
ADPRST

ADP reset
ADPEN

ADP enable
ADPPRBIF

ADP probe interrupt flag
ADPSNSIF

ADP sense interrupt flag
ADPTOIF

ADP timeout interrupt flag
ADPPRBIM

ADP probe interrupt mask
ADPSNSIM

ADP sense interrupt mask
ADPTOIM

ADP timeout interrupt mask
AR

Access request

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32