Regviz

stm32 /stm32f7 /STM32F777 /OTG_HS_DEVICE /OTG_HS_DTHRCTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HS_DTHRCTL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F427/OTG_HS_DEVICE/OTG_HS_DTHRCTL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NONISOTHREN)NONISOTHREN 0 (ISOTHREN)ISOTHREN 0TXTHRLEN0 (RXTHREN)RXTHREN 0RXTHRLEN0 (ARPEN)ARPEN

Description

OTG_HS Device threshold control register

Fields

NONISOTHREN

Nonisochronous IN endpoints threshold enable
ISOTHREN

ISO IN endpoint threshold enable
TXTHRLEN

Transmit threshold length
RXTHREN

Receive threshold enable
RXTHRLEN

Receive threshold length
ARPEN

Arbiter parking enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32