Regviz

stm32 /stm32f7 /STM32F777 /OTG_HS_HOST /OTG_HS_HPRT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HS_HPRT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F427/OTG_HS_HOST/OTG_HS_HPRT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PCSTS)PCSTS 0 (PCDET)PCDET 0 (PENA)PENA 0 (PENCHNG)PENCHNG 0 (POCA)POCA 0 (POCCHNG)POCCHNG 0 (PRES)PRES 0 (PSUSP)PSUSP 0 (PRST)PRST 0PLSTS 0 (PPWR)PPWR 0PTCTL0PSPD

Description

OTG_HS host port control and status register

Fields

PCSTS

Port connect status
PCDET

Port connect detected
PENA

Port enable
PENCHNG

Port enable/disable change
POCA

Port overcurrent active
POCCHNG

Port overcurrent change
PRES

Port resume
PSUSP

Port suspend
PRST

Port reset
PLSTS

Port line status
PPWR

Port power
PTCTL

Port test control
PSPD

Port speed

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32