Regviz

stm32 /stm32f7 /STM32F777 /SAI1 /BCLRFR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BCLRFR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F427/SAI1/BCLRFR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OVRUDR)OVRUDR 0 (MUTEDET)MUTEDET 0 (WCKCFG)WCKCFG 0 (CNRDY)CNRDY 0 (CAFSDET)CAFSDET 0 (LFSDET)LFSDET

Description

BClear flag register

Fields

OVRUDR

Clear overrun / underrun
MUTEDET

Mute detection flag
WCKCFG

Clear wrong clock configuration flag
CNRDY

Clear codec not ready flag
CAFSDET

Clear anticipated frame synchronization detection flag
LFSDET

Clear late frame synchronization detection flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32