Regviz

stm32 /stm32f7 /STM32F778 /DSI /DSI_VVSACR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_VVSACR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F767/DSI/DSI_VVSACR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VSA

Description

DSI Host Video VSA Configuration Register

Fields

VSA

Vertical Synchronism Active duration

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32