Regviz

stm32 /stm32g0 /STM32G041 /ADC /AWD3CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AWD3CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G031/ADC/AWD3CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0AWD3CH

Description

ADC analog watchdog 3 configuration register

Fields

AWD3CH

ADC analog watchdog 3 monitored channel selection

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32