Regviz

stm32 /stm32g0 /STM32G041 /TIM1 /OR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G030/TIM1/OR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OCREF_CLR)OCREF_CLR

Description

option register 1

Fields

OCREF_CLR

Ocref_clr source selection

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32