Regviz

stm32 /stm32g0 /STM32G071 /DAC /IP_HWCFGR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IP_HWCFGR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G070/DAC/IP_HWCFGR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DUAL0LFSR0TRIANGLE 0SAMPLE0OR_CFG

Description

DAC IP Hardware Configuration Register

Fields

DUAL

Dual DAC capability
LFSR

Pseudonoise wave generation capability
TRIANGLE

Triangle wave generation capability
SAMPLE

Sample and hold mode capability
OR_CFG

option register bit width

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32