Regviz

stm32 /stm32g0 /STM32G081 /UCPD1 /ICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ICR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G071/UCPD1/ICR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TXMSGDISCCF)TXMSGDISCCF 0 (TXMSGSENTCF)TXMSGSENTCF 0 (TXMSGABTCF)TXMSGABTCF 0 (HRSTDISCCF)HRSTDISCCF 0 (HRSTSENTCF)HRSTSENTCF 0 (TXUNDCF)TXUNDCF 0 (RXORDDETCF)RXORDDETCF 0 (RXHRSTDETCF)RXHRSTDETCF 0 (RXOVRCF)RXOVRCF 0 (RXMSGENDCF)RXMSGENDCF 0 (TYPECEVT1CF)TYPECEVT1CF 0 (TYPECEVT2CF)TYPECEVT2CF 0 (FRSEVTCF)FRSEVTCF

Description

UCPD Interrupt Clear Register

Fields

TXMSGDISCCF

TXMSGDISCCF
TXMSGSENTCF

TXMSGSENTCF
TXMSGABTCF

TXMSGABTCF
HRSTDISCCF

HRSTDISCCF
HRSTSENTCF

HRSTSENTCF
TXUNDCF

TXUNDCF
RXORDDETCF

RXORDDETCF
RXHRSTDETCF

RXHRSTDETCF
RXOVRCF

RXOVRCF
RXMSGENDCF

RXMSGENDCF
TYPECEVT1CF

TYPECEVT1CF
TYPECEVT2CF

TYPECEVT2CF
FRSEVTCF

FRSEVTCF

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32