Regviz

stm32 /stm32g0 /STM32G0C1 /DMAMUX /DMAMUX_CFR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMAMUX_CFR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G051/DMAMUX/DMAMUX_CFR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CSOF0)CSOF0 0 (CSOF1)CSOF1 0 (CSOF2)CSOF2 0 (CSOF3)CSOF3 0 (CSOF4)CSOF4 0 (CSOF5)CSOF5 0 (CSOF6)CSOF6

Description

DMAMUX request line multiplexer interrupt clear flag register

Fields

CSOF0

Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
CSOF1

Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
CSOF2

Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
CSOF3

Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
CSOF4

Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
CSOF5

Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.
CSOF6

Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32