stm32 /stm32g4 /STM32G441 /RCC /RCC_AHB3ENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB3ENR

31282724232019161512118743000000000000000000000000000000000000000000 (B_0x0)FMCEN0 (B_0x0)QSPIEN

QSPIEN=B_0x0, FMCEN=B_0x0

Description

AHB3 peripheral clock enable register

Fields

FMCEN

Flexible static memory controller clock enable Set and cleared by software.

0 (B_0x0): FSMC clock disable

1 (B_0x1): FSMC clock enable

QSPIEN

QUADSPI memory interface clock enable Set and cleared by software.

0 (B_0x0): QUADSPI clock disable

1 (B_0x1): QUADSPI clock enable

Links

()