stm32 /stm32g4 /STM32G474 /CRS /ICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ICR

CRS interrupt flag clear register

SYNCOKC	SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR register.
SYNCWARNC	SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR register.
ERRC	Error clear flag Writing 1 to this bit clears TRIMOVF, SYNCMISS and SYNCERR bits and consequently also the ERRF flag in the CRS_ISR register.
ESYNCC	Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR register.

()