Regviz

stm32 /stm32g4 /STM32G483 /UCPD1 /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G070/UCPD1/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TXIS)TXIS 0 (TXMSGDISC)TXMSGDISC 0 (TXMSGSENT)TXMSGSENT 0 (TXMSGABT)TXMSGABT 0 (HRSTDISC)HRSTDISC 0 (HRSTSENT)HRSTSENT 0 (TXUND)TXUND 0 (RXNE)RXNE 0 (RXORDDET)RXORDDET 0 (RXHRSTDET)RXHRSTDET 0 (RXOVR)RXOVR 0 (RXMSGEND)RXMSGEND 0 (RXERR)RXERR 0 (TYPECEVT1)TYPECEVT1 0 (TYPECEVT2)TYPECEVT2 0TYPEC_VSTATE_CC1 0TYPEC_VSTATE_CC2 0 (FRSEVT)FRSEVT

Description

UCPD Status Register

Fields

TXIS

TXIS
TXMSGDISC

TXMSGDISC
TXMSGSENT

TXMSGSENT
TXMSGABT

TXMSGABT
HRSTDISC

HRSTDISC
HRSTSENT

HRSTSENT
TXUND

TXUND
RXNE

RXNE
RXORDDET

RXORDDET
RXHRSTDET

RXHRSTDET
RXOVR

RXOVR
RXMSGEND

RXMSGEND
RXERR

RXERR
TYPECEVT1

TYPECEVT1
TYPECEVT2

TYPECEVT2
TYPEC_VSTATE_CC1

TYPEC_VSTATE_CC1
TYPEC_VSTATE_CC2

TYPEC_VSTATE_CC2
FRSEVT

FRSEVT

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32