Regviz

stm32 /stm32g4 /STM32GBK1CBT6 /I2C1 /TIMINGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIMINGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F730/I2C1/TIMINGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SCLL0SCLH0SDADEL0SCLDEL0PRESC

Description

Timing register

Fields

SCLL

SCL low period (master mode)
SCLH

SCL high period (master mode)
SDADEL

Data hold time
SCLDEL

Data setup time
PRESC

Timing prescaler

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32