Regviz

stm32 /stm32g4 /STM32GBK1CBT6 /PWR /PWR_PDCRD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_PDCRD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g4/STM32G431/PWR/PWR_PDCRD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PD0)PD0 0 (PD1)PD1 0 (PD2)PD2 0 (PD3)PD3 0 (PD4)PD4 0 (PD5)PD5 0 (PD6)PD6 0 (PD7)PD7 0 (PD8)PD8 0 (PD9)PD9 0 (PD10)PD10 0 (PD11)PD11 0 (PD12)PD12 0 (PD13)PD13 0 (PD14)PD14 0 (PD15)PD15

Description

Power Port D pull-down control register

Fields

PD0

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD1

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD2

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD3

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD4

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD5

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD6

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD7

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD8

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD9

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD10

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD11

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD12

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD13

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD14

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.
PD15

Port D pull-down bit y (y=0…15) When set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32