DLYB_CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DLYB_CR

DEN=B_0x0, SEN=B_0x0

DLYB control register

DEN	Delay block enable bit 0 (B_0x0): DLYB disabled. 1 (B_0x1): DLYB enabled.
SEN	Sampler length enable bit 0 (B_0x0): Sampler length and register access to UNIT[6:0] and SEL[3:0] disabled, output clock enabled. 1 (B_0x1): Sampler length and register access to UNIT[6:0] and SEL[3:0] enabled, output clock disabled.

()