Regviz

stm32 /stm32h5 /STM32H533 /FLASH /FLASH_EDATA2R_PRG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FLASH_EDATA2R_PRG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H523/FLASH/FLASH_EDATA2R_PRG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)EDATA2_STRT 0 (B_0x0)EDATA2_EN

EDATA2_STRT=B_0x0, EDATA2_EN=B_0x0

Description

FLASH data sector configuration Bank2

Fields

EDATA2_STRT

EDATA2_STRT contains the start sectors of the flash high-cycle data area in Bank2 There is no hardware effect to those bits.

0 (B_0x0): The last sector of Bank2 is reserved for flash high-cycle data.

1 (B_0x1): The two last sectors of Bank2 are reserved for flash high-cycle data.

2 (B_0x2): The three last sectors of Bank2 are reserved for flash high-cycle data.
EDATA2_EN

Bank2 flash high-cycle data enable

0 (B_0x0): No flash high-cycle data area

1 (B_0x1): Flash high-cycle data is used

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32