RegViz: Visualize GTZC1_TZIC

stm32 /stm32h5 /STM32H533 /GTZC1_TZIC /GTZC1_TZIC_IER4

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTZC1_TZIC_IER4

FMC_MEMIE=B_0x0, OTFDEC1IE=B_0x0, SRAM2IE=B_0x0, TZIC1IE=B_0x0, TZSC1IE=B_0x0, FLASHIE=B_0x0, GPDMA2IE=B_0x0, TAMPIE=B_0x0, SBSIE=B_0x0, GPDMA1IE=B_0x0, SRAM1IE=B_0x0, SRAM3IE=B_0x0, RCCIE=B_0x0, FLASH_REGIE=B_0x0, PWRIE=B_0x0, MPCBB3_REGIE=B_0x0, OCTOSPI1_MEMIE=B_0x0, MPCBB2_REGIE=B_0x0, MPCBB1_REGIE=B_0x0, BKPSRAMIE=B_0x0, RTCIE=B_0x0, EXTIIE=B_0x0

Description

GTZC1 TZIC interrupt enable register 4

Fields

GPDMA1IE	illegal access interrupt enable for GPDMA1 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
GPDMA2IE	illegal access interrupt enable for GPDMA2 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
FLASH_REGIE	illegal access interrupt enable for FLASH registers 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
FLASHIE	illegal access interrupt enable for FLASH memory 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
OTFDEC1IE	illegal access interrupt enable for OTFDEC1 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
SBSIE	illegal access interrupt enable for SBS 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
RTCIE	illegal access interrupt enable for RTC 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
TAMPIE	illegal access interrupt enable for TAMP 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
PWRIE	illegal access interrupt enable for PWR 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
RCCIE	illegal access interrupt enable for RCC 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
EXTIIE	illegal access interrupt enable for EXTI 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
TZSC1IE	illegal access interrupt enable for GTZC1 TZSC registers 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
TZIC1IE	illegal access interrupt enable for GTZC1 TZIC registers 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
OCTOSPI1_MEMIE	illegal access interrupt enable for MPCWM1 (OCTOSPI1) memory bank 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
FMC_MEMIE	illegal access interrupt enable for MPCWM2 (FMC_NOR bank), MPCWM3 (FMC_NAND bank and FMC_SDRAM bank 1), and MPCWM4 (FMC_SDRAM bank 2) 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
BKPSRAMIE	illegal access interrupt enable for MPCWM4 (BKPSRAM) memory bank 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
SRAM1IE	illegal access interrupt enable for SRAM1 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
MPCBB1_REGIE	illegal access interrupt enable for MPCBB1 registers 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
SRAM2IE	illegal access interrupt enable for SRAM2 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
MPCBB2_REGIE	illegal access interrupt enable for MPCBB2 registers 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
SRAM3IE	illegal access interrupt enable for SRAM3 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled
MPCBB3_REGIE	illegal access interrupt enable for MPCBB3 registers 0 (B_0x0): interrupt disabled 1 (B_0x1): interrupt enabled

Links

()