stm32 /stm32h5 /STM32H533 /I3C /I3C_DEVR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I3C_DEVR0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DAVAL)DAVAL 0DA0 (B_0x0)IBIEN 0 (B_0x0)CREN 0 (B_0x0)HJEN 0 (B_0x0)AS0 (B_0x0)RSTACT 0 (RSTVAL)RSTVAL

RSTACT=B_0x0, CREN=B_0x0, AS=B_0x0, IBIEN=B_0x0, HJEN=B_0x0

Description

I3C own device characteristics register

Fields

DAVAL

Dynamic address is valid (when the I3C acts as target)

DA

7-bit dynamic address

IBIEN

IBI request enable (when the I3C acts as target)

0 (B_0x0): IBI request disabled

1 (B_0x1): IBI request enabled

CREN

Controller-role request enable (when the I3C acts as target)

0 (B_0x0): controller-role request disabled

1 (B_0x1): controller-role request enabled

HJEN

Hot-join request enable (when the I3C acts as target)

0 (B_0x0): hot-join request disabled

1 (B_0x1): hot-join request enabled

AS

Activity state (when the I3C acts as target)

0 (B_0x0): activity state 0

1 (B_0x1): activity state 1

2 (B_0x2): activity state 2

3 (B_0x3): activity state 3

RSTACT

Reset action/level on received reset pattern (when the I3C acts as target)

0 (B_0x0): no reset action

1 (B_0x1): first level of reset: the application software must either:

2 (B_0x2): second level of reset: the application software must issue a warm reset, also known as a system reset.

3 (B_0x3): no reset action

RSTVAL

Reset action is valid (when the I3C acts as target)

Links

()