stm32 /stm32h5 /STM32H533 /RTC /RTC_CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTC_CR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)WUCKSEL 0 (B_0x0)TSEDGE 0 (B_0x0)REFCKON 0 (B_0x0)BYPSHAD 0 (B_0x0)FMT 0 (B_0x0)SSRUIE 0 (B_0x0)ALRAE 0 (B_0x0)ALRBE 0 (B_0x0)WUTE 0 (B_0x0)TSE 0 (B_0x0)ALRAIE 0 (B_0x0)ALRBIE 0 (B_0x0)WUTIE 0 (B_0x0)TSIE 0 (B_0x0)ADD1H 0 (B_0x0)SUB1H 0 (BKP)BKP 0 (B_0x0)COSEL 0 (B_0x0)POL 0 (B_0x0)OSEL 0 (B_0x0)COE 0 (B_0x0)ITSE 0 (B_0x0)TAMPTS 0 (B_0x0)TAMPOE 0 (B_0x0)ALRAFCLR 0 (B_0x0)ALRBFCLR 0 (B_0x0)TAMPALRM_PU 0 (B_0x0)TAMPALRM_TYPE 0 (OUT2EN)OUT2EN

ALRBFCLR=B_0x0, ALRAFCLR=B_0x0, SSRUIE=B_0x0, TSE=B_0x0, BYPSHAD=B_0x0, TAMPTS=B_0x0, OSEL=B_0x0, SUB1H=B_0x0, TSEDGE=B_0x0, FMT=B_0x0, WUTIE=B_0x0, ALRAIE=B_0x0, COSEL=B_0x0, ALRAE=B_0x0, TSIE=B_0x0, ITSE=B_0x0, ALRBE=B_0x0, TAMPALRM_TYPE=B_0x0, COE=B_0x0, WUCKSEL=B_0x0, TAMPALRM_PU=B_0x0, REFCKON=B_0x0, ALRBIE=B_0x0, TAMPOE=B_0x0, POL=B_0x0, ADD1H=B_0x0, WUTE=B_0x0

Description

RTC control register

Fields

WUCKSEL

ck_wut wake-up clock selection

0 (B_0x0): RTC/16 clock is selected

1 (B_0x1): RTC/8 clock is selected

2 (B_0x2): RTC/4 clock is selected

3 (B_0x3): RTC/2 clock is selected

TSEDGE

Timestamp event active edge

0 (B_0x0): RTC_TS input rising edge generates a timestamp event

1 (B_0x1): RTC_TS input falling edge generates a timestamp event

REFCKON

RTC_REFIN reference clock detection enable (50 or 60 Hz)

0 (B_0x0): RTC_REFIN detection disabled

1 (B_0x1): RTC_REFIN detection enabled

BYPSHAD

Bypass the shadow registers

0 (B_0x0): Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles.

1 (B_0x1): Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters.

FMT

Hour format

0 (B_0x0): 24 hour/day format

1 (B_0x1): AM/PM hour format

SSRUIE

SSR underflow interrupt enable

0 (B_0x0): SSR underflow interrupt disabled

1 (B_0x1): SSR underflow interrupt enabled

ALRAE

Alarm A enable

0 (B_0x0): Alarm A disabled

1 (B_0x1): Alarm A enabled

ALRBE

Alarm B enable

0 (B_0x0): Alarm B disabled

1 (B_0x1): Alarm B enabled

WUTE

Wake-up timer enable

0 (B_0x0): Wake-up timer disabled

1 (B_0x1): Wake-up timer enabled

TSE

timestamp enable

0 (B_0x0): timestamp disable

1 (B_0x1): timestamp enable

ALRAIE

Alarm A interrupt enable

0 (B_0x0): Alarm A interrupt disabled

1 (B_0x1): Alarm A interrupt enabled

ALRBIE

Alarm B interrupt enable

0 (B_0x0): Alarm B interrupt disable

1 (B_0x1): Alarm B interrupt enable

WUTIE

Wake-up timer interrupt enable

0 (B_0x0): Wake-up timer interrupt disabled

1 (B_0x1): Wake-up timer interrupt enabled

TSIE

Timestamp interrupt enable

0 (B_0x0): Timestamp interrupt disable

1 (B_0x1): Timestamp interrupt enable

ADD1H

Add 1 hour (summer time change)

0 (B_0x0): No effect

1 (B_0x1): Adds 1 hour to the current time.

SUB1H

Subtract 1 hour (winter time change)

0 (B_0x0): No effect

1 (B_0x1): Subtracts 1 hour to the current time.

BKP

Backup

COSEL

Calibration output selection

0 (B_0x0): Calibration output is 512 Hz

1 (B_0x1): Calibration output is 1 Hz

POL

Output polarity

0 (B_0x0): The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1).

1 (B_0x1): The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1).

OSEL

Output selection

0 (B_0x0): Output disabled

1 (B_0x1): Alarm A output enabled

2 (B_0x2): Alarm B output enabled

3 (B_0x3): Wake-up output enabled

COE

Calibration output enable

0 (B_0x0): Calibration output disabled

1 (B_0x1): Calibration output enabled

ITSE

timestamp on internal event enable

0 (B_0x0): internal event timestamp disabled

1 (B_0x1): internal event timestamp enabled

TAMPTS

Activate timestamp on tamper detection event

0 (B_0x0): Tamper detection event does not cause a RTC timestamp to be saved

1 (B_0x1): Save RTC timestamp on tamper detection event

TAMPOE

Tamper detection output enable on TAMPALRM

0 (B_0x0): The tamper flag is not routed on TAMPALRM

1 (B_0x1): The tamper flag is routed on TAMPALRM, combined with the signal provided by OSEL and with the polarity provided by POL.

ALRAFCLR

Alarm A flag automatic clear

0 (B_0x0): Alarm A event generates a trigger event and ALRAF must be cleared by software to allow next alarm event.

1 (B_0x1): Alarm A event generates a trigger event.

ALRBFCLR

Alarm B flag automatic clear

0 (B_0x0): Alarm B event generates a trigger event and ALRBF must be cleared by software to allow next alarm event.

1 (B_0x1): Alarm B event generates a trigger event.

TAMPALRM_PU

TAMPALRM pull-up enable

0 (B_0x0): No pull-up is applied on TAMPALRM output

1 (B_0x1): A pull-up is applied on TAMPALRM output

TAMPALRM_TYPE

TAMPALRM output type

0 (B_0x0): TAMPALRM is push-pull output

1 (B_0x1): TAMPALRM is open-drain output

OUT2EN

RTC_OUT2 output enable

Links

()