stm32 /stm32h5 /STM32H533 /SDMMC /SDMMC_IDMABASER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDMMC_IDMABASER

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0IDMABASE

Description

SDMMC IDMA buffer base address register

Fields

IDMABASE

Buffer memory base address bits [31:2], must be word aligned (bit [1:0] are always 0 and read only)

Links

()