Regviz

stm32 /stm32h5 /STM32H563 /ADC1 /ADC_SMPR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADC_SMPR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H533/ADC/ADC_SMPR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SMP00 (B_0x0)SMP10 (B_0x0)SMP20 (B_0x0)SMP30 (B_0x0)SMP40 (B_0x0)SMP50 (B_0x0)SMP60 (B_0x0)SMP70 (B_0x0)SMP80 (B_0x0)SMP90 (B_0x0)SMPPLUS

SMP7=B_0x0, SMP8=B_0x0, SMP3=B_0x0, SMP0=B_0x0, SMP2=B_0x0, SMP5=B_0x0, SMP6=B_0x0, SMP1=B_0x0, SMPPLUS=B_0x0, SMP4=B_0x0, SMP9=B_0x0

Description

ADC sample time register 1

Fields

SMP0

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP1

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP2

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP3

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP4

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP5

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP6

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP7

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP8

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMP9

Channel x sampling time selection (x=9 to 0)

0 (B_0x0): 2.

1 (B_0x1): 6.

2 (B_0x2): 12.

3 (B_0x3): 24.

4 (B_0x4): 47.

5 (B_0x5): 92.

6 (B_0x6): 247.

7 (B_0x7): 640.
SMPPLUS

Addition of one clock cycle to the sampling time.

0 (B_0x0): The sampling time remains set to 2.

1 (B_0x1): 2.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32