Regviz

stm32 /stm32h5 /STM32H563 /OCTOSPI /OCTOSPI_PIR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OCTOSPI_PIR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H562/OCTOSPI/OCTOSPI_PIR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0INTERVAL

Description

OCTOSPI polling interval register

Fields

INTERVAL

[15: 0]: Polling interval Number of CLK cycle between a read during the Automatic status-polling phases

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32