RWTU=B_0x0
Channel Rx interrupt watchdog timer register
| RWT | Receive Interrupt Watchdog Timer Count This field indicates the number of system clock cycles, multiplied by factor indicated in RWTU field, for which the watchdog timer is set. The watchdog timer is triggered with the programmed value after the Rx DMA completes the transfer of a packet for which the RI bit is not set in the ETH_DMACSR, because of the setting of Interrupt Enable bit in the corresponding descriptor RDES3[30]. When the watchdog timer runs out, the RI bit is set and the timer is stopped. The watchdog timer is reset when the RI bit is set high because of automatic setting of RI as per the Interrupt Enable bit RDES3[30] of any received packet. |
| RWTU | Receive Interrupt Watchdog Timer Count Units This field indicates the number of system clock cycles corresponding to one unit in RWT[7:0] field. For example, when RWT[7:0]=2 and RWTU[1:0]=1, the watchdog timer is set for 2*512=1024 system clock cycles. 0 (B_0x0): 256 1 (B_0x1): 512 2 (B_0x2): 1024 3 (B_0x3): 2048 |