Regviz

stm32 /stm32h5 /STM32H573 /FMAC /FMAC_X1BUFCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FMAC_X1BUFCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H562/FMAC/FMAC_X1BUFCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0X1_BASE0X1_BUF_SIZE0 (B_0x0)FULL_WM

FULL_WM=B_0x0

Description

FMAC X1 buffer configuration register

Fields

X1_BASE

Base address of X1 buffer
X1_BUF_SIZE

Allocated size of X1 buffer in 16-bit words The minimum buffer size is the number of feed-forward taps in the filter (+ the watermark threshold 1).
FULL_WM

Watermark for buffer full flag Defines the threshold for setting the X1 buffer full flag when operating in circular mode. The flag is set if the number of free spaces in the buffer is less than 2FULL_WM. 2: Threshold = 4 3: Threshold = 8 Setting a threshold greater than 1 allows several data to be transferred into the buffer under one interrupt. Threshold should be set to 1 if DMA write requests are enabled (DMAWEN = 1 in FMAC_CR register).

0 (B_0x0): Threshold = 1

1 (B_0x1): Threshold = 2

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32