stm32 /stm32h5 /STM32H573 /SAI1 /SAI_PDMDLY

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SAI_PDMDLY

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)DLYM1L 0 (B_0x0)DLYM1R 0 (B_0x0)DLYM2L 0 (B_0x0)DLYM2R 0 (B_0x0)DLYM3L 0 (B_0x0)DLYM3R 0 (B_0x0)DLYM4L 0 (B_0x0)DLYM4R

DLYM3L=B_0x0, DLYM2L=B_0x0, DLYM1R=B_0x0, DLYM4L=B_0x0, DLYM2R=B_0x0, DLYM4R=B_0x0, DLYM3R=B_0x0, DLYM1L=B_0x0

Description

SAI PDM delay register

Fields

DLYM1L

Delay line adjust for first microphone of pair 1 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D1 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 TSAI_CK periods

DLYM1R

Delay line adjust for second microphone of pair 1 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D1 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 TSAI_CK periods

DLYM2L

Delay line for first microphone of pair 2 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D2 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 TSAI_CK periods

DLYM2R

Delay line for second microphone of pair 2 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D2 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 TSAI_CK periods

DLYM3L

Delay line for first microphone of pair 3 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D3 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 TSAI_CK periods

DLYM3R

Delay line for second microphone of pair 3 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D3 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 TSAI_CK periods

DLYM4L

Delay line for first microphone of pair 4 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D4 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 of TSAI_CK periods

DLYM4R

Delay line for second microphone of pair 4 This bit is set and cleared by software. … This field can be changed on-the-fly. Note: This field can be used only if D4 line is available.Refer to to check if it is available.

0 (B_0x0): No delay

1 (B_0x1): Delay of 1 TSAI_CK period

2 (B_0x2): Delay of 2 TSAI_CK periods

7 (B_0x7): Delay of 7 TSAI_CK periods

Links

()