Regviz

stm32 /stm32h5 /STM32H573 /TIM17 /TIM17_DIER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM17_DIER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H562/TIM17/TIM17_DIER#0x0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)UIE 0 (B_0x0)CC1IE 0 (B_0x0)COMIE 0 (B_0x0)BIE 0 (B_0x0)UDE 0 (B_0x0)CC1DE 0 (B_0x0)COMDE

CC1IE=B_0x0, CC1DE=B_0x0, COMDE=B_0x0, UDE=B_0x0, BIE=B_0x0, COMIE=B_0x0, UIE=B_0x0

Description

TIM17 DMA/interrupt enable register

Fields

UIE

Update interrupt enable

0 (B_0x0): Update interrupt disabled

1 (B_0x1): Update interrupt enabled
CC1IE

Capture/Compare 1 interrupt enable

0 (B_0x0): CC1 interrupt disabled

1 (B_0x1): CC1 interrupt enabled
COMIE

COM interrupt enable

0 (B_0x0): COM interrupt disabled

1 (B_0x1): COM interrupt enabled
BIE

Break interrupt enable

0 (B_0x0): Break interrupt disabled

1 (B_0x1): Break interrupt enabled
UDE

Update DMA request enable

0 (B_0x0): Update DMA request disabled

1 (B_0x1): Update DMA request enabled
CC1DE

Capture/Compare 1 DMA request enable

0 (B_0x0): CC1 DMA request disabled

1 (B_0x1): CC1 DMA request enabled
COMDE

COM DMA request enable

0 (B_0x0): COM DMA request disabled

1 (B_0x1): COM DMA request enabled

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32