Regviz

stm32 /stm32h7 /STM32H730 /ADC12_Common /CCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H723/ADC12_Common/CCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DUAL0DELAY0DAMDF 0CKMODE 0PRESC0 (VREFEN)VREFEN 0 (VSENSEEN)VSENSEEN 0 (VBATEN)VBATEN

Description

ADC common control register

Fields

DUAL

Dual ADC mode selection
DELAY

Delay between 2 sampling phases
DAMDF

Dual ADC Mode Data Format
CKMODE

ADC clock mode
PRESC

ADC prescaler
VREFEN

VREFINT enable
VSENSEEN

Temperature sensor enable
VBATEN

VBAT enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32