Regviz

stm32 /stm32h7 /STM32H733 /OTG1_HS_HOST /OTG_HS_HCCHAR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HS_HCCHAR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F437/OTG_HS_HOST/OTG_HS_HCCHAR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MPSIZ0EPNUM0 (EPDIR)EPDIR 0 (LSDEV)LSDEV 0EPTYP 0MC0DAD0 (ODDFRM)ODDFRM 0 (CHDIS)CHDIS 0 (CHENA)CHENA

Description

OTG_HS host channel-2 characteristics register

Fields

MPSIZ

Maximum packet size
EPNUM

Endpoint number
EPDIR

Endpoint direction
LSDEV

Low-speed device
EPTYP

Endpoint type
MC

Multi Count (MC) / Error Count (EC)
DAD

Device address
ODDFRM

Odd frame
CHDIS

Channel disable
CHENA

Channel enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32