CIER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CIER

RCC Clock Source Interrupt Enable Register

LSIRDYIE	LSI ready Interrupt Enable
LSERDYIE	LSE ready Interrupt Enable
HSIRDYIE	HSI ready Interrupt Enable
HSERDYIE	HSE ready Interrupt Enable
CSIRDYIE	CSI ready Interrupt Enable
RC48RDYIE	RC48 ready Interrupt Enable
PLL1RDYIE	PLL1 ready Interrupt Enable
PLL2RDYIE	PLL2 ready Interrupt Enable
PLL3RDYIE	PLL3 ready Interrupt Enable
LSECSSIE	LSE clock security system Interrupt Enable

()